Techniques to Speed Up Test Generation for VLSI Circuits

by University of Illinois at Urbana-Champaign. Coordinated Science Laboratory. Computer Systems Group, Susheel Jagdish Chandra · 1989